

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

22

Japanese Patent Laid-Open Publication No. Heisei 9-8205

[TITLE OF THE INVENTION]

RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

[CLAIMS]

1. A resin-encapsulated semiconductor device using  
a lead frame which is shaped in accordance with a two-step  
etching process to a body wherein a thickness of inner  
10 leads is less than that of the lead frame blank,  
comprising:

inner leads having the thickness less than that of the  
lead frame blank; and

terminal columns integrally connected to the inner  
15 leads and having the same thickness with the lead frame  
blank, the terminal columns possessing a column-shaped  
configuration which is adapted to be electrically connected  
to an external circuit, the terminal columns being disposed  
outside of the inner leads in a manner such that they are  
20 coupled to the inner leads in a direction orthogonal to the  
thickness-wise direction thereof, the terminal columns  
having terminal portions arranged on top ends thereof, the  
terminal portions being made of solders, etc. and exposed  
to the outside beyond a resin encapsulate, each inner lead  
25 possessing a rectangular cross-section and having four

surfaces including a first surface, a second surface, a  
third surface and a fourth surface, the first surface being  
flushed with one surface of a remaining portion of the  
inner lead having the same thickness with the lead frame  
blank while being opposed to the second surface, and each  
5 of the third and fourth surfaces having a concave shape  
depressed toward the inside of the inner lead.

2. A resin-encapsulated semiconductor device using  
10 a lead frame which is shaped in accordance with a two-step  
etching process to a body wherein a thickness of inner  
leads is less than that of the lead frame blank,  
comprising:

15 inner leads having the thickness less than that of the  
lead frame blank; and

terminal columns integrally connected to the inner  
leads and having the same thickness with the lead frame  
blank, the terminal columns possessing a column-shaped  
configuration which is adapted to be electrically connected  
20 to an external circuit, the terminal columns being disposed  
outside of the inner leads in a manner such that they are  
coupled to the inner leads in a direction orthogonal to the  
thickness-wise direction thereof, portions of top ends of  
the terminal columns being exposed to the outside beyond a  
25 resin encapsulate, each inner lead possessing a rectangular

cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

10           3.     The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein a semiconductor chip is received inward of the inner leads, and electrodes of the semiconductor chip are electrically connected to the inner leads through wires, respectively.

15           4.     The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad.

20           5.     The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape.

25           6.     The resin-encapsulated semiconductor device as

claimed in claims 1 or 2, wherein the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads.

[DETAILED DESCRIPTION OF THE INVENTION]

[FIELD OF THE INVENTION]

The present invention relates to a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

[DESCRIPTION OF THE PRIOR ART]

FIG. 15(a) shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated semiconductor device includes a die pad 1511 having a

semiconductor chip 1520 mounted thereon, outer leads 1513  
to be electrically connected to the associated circuits,  
inner leads 1512 formed integrally with the outer leads  
1513, bonding wires 1530 for electrically connecting the  
5 tips of the inner leads 1512 to the bonding pad 1521 of the  
semiconductor chip 1520, and a resin 1540 encapsulating the  
semiconductor chip 1520 to protect the semiconductor chip  
1520 from external stresses and contaminants. This resin-  
encapsulated semiconductor device, after mounting the  
10 semiconductor chip 1520 on the bonding pad 1521, is  
manufactured by encapsulating the semiconductor chip 1520  
with the resin. In this resin-encapsulated semiconductor  
device, the number of the inner leads 1512 is equal to that  
of the bonding pads 1521 of the semiconductor chip 1520.  
15 And, FIG. 15(b) shows the configuration of a monolayer lead  
frame used as an assembly member of the resin-encapsulated  
semiconductor device shown in FIG. 15a. Such a lead frame  
includes the bonding pad 1511 for mounting the  
semiconductor chip, the inner leads 1512 to be electrically  
20 connected to the semiconductor chip, the outer lead 1513  
which is integral with the inner leads 1512 and is to be  
electrically connected to the associated circuits. This  
also includes dam bars 1514 serving as a dam when  
encapsulating the semiconductor chip with the resin, and a  
25 frame 1515 serving to support the entire lead frame 1510.

Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy (a 42% Ni-Fe alloy), copper-based alloy by a pressing working process or an etching process. FIG. 15(b)(D) is a cross-sectional view taken along the line F1-F2 of FIG. 15(b)(1).

Recently, there has been growing demand for the miniaturization and reduction in thickness of resin-encapsulated semiconductor device employing lead frames like the lead frame (plastic lead frame package) and the increase of the number of terminals of resin-encapsulated semiconductor package as electronic apparatuses are miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, particularly quad plate package (QFPs) and thin quad flat packages (TQFPs) have each a greatly increased number of pins.

Lead frames having inner leads arranged at small pitches among lead frames for semiconductor packages are fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively large pitches among lead frames for semiconductor packages are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for forming semiconductor packages having a large number of

pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etching process, not a press working.

5 The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to FIG. 14. First, a copper alloy or 42 alloy thin sheet of a thickness on the order of 0.25 mm (a lead frame blank 1410) is cleaned perfectly (FIG. 14(a)). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1420 over the major surfaces of the thin film as shown in FIG. 14(b).

10 Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1430 as shown in FIG. 14(c). Then, the thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant containing ferric chloride as a principal component is sprayed against the thin sheet 1410 to etch through portions of the thin sheet 1410 not coated with the patterned photoresist films 1420 so that inner leads of predetermined sizes and shapes are formed as shown in FIG. 14(d).



Then, the patterned resist films are removed, the patterned thin sheet 1410 is washed to complete a lead frame having the inner leads of desired shapes as shown in FIG. 14(e). Predetermined areas of the lead frame thus formed by the etching process are silver-plated. After being washed and dried, an adhesive polyimide tape is stuck to the inner leads for fixation, predetermined tab bars are bent, when need be, and the die pad depressed. In the etching process, the etchant etches the thin sheet in both the direction of the thickness and directions perpendicular to the thickness, which limits the miniaturization of inner lead pitches of lead frames. Since the thin sheet is etched from both the major surfaces as shown in FIG. 14 during the etching process, it is said, when the lead frame has a line-and-space shape, that the smallest possible intervals between the lines are in the range of 50 to 100% of the thickness of the thin sheet. From the viewpoint of forming the outer lead having a sufficient strength, generally, the thickness of the thin sheet must be about 0.125 mm or above. Furthermore, the width of the inner leads must be in the range of 70 to 80  $\mu$ m for successful wire bonding. When the etching process as illustrated in FIG. 14 is employed in fabricating a lead frame, a thin sheet of a small thickness in the range of 0.125 to 0.15 mm is used and inner leads are formed by etching so that the

fine tips thereof are arranged at a pitch of about 0.1 mm.

However, recent miniature resin-encapsulated semiconductor package requires inner leads arranged at pitches in the range of 0.13 to 0.15 mm, far smaller than 0.165 mm. When a lead frame is fabricated by processing a thin sheet of a reduced thickness, the strength of the outer leads of such a lead frame is not large enough to withstand external forces that may be applied thereto in the subsequent processes including an assembling process and a chip mounting process. Accordingly, there is a limit to the reduction of the thickness of the thin sheet to enable the fabrication of a minute lead frame having fine leads arranged at very small pitches by etching.

An etching method previously proposed to overcome such difficulties subjects a thin sheet to an etching process to form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half etching or pressing to form the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions corresponding to the inner leads by pressing; for example, the smoothness of the surface of the plated areas

is unsatisfactory, the inner leads cannot be formed in a flatness and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

(SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

On the other hand, because a pitch among inner leads is made narrow as the number of terminals is increased, it is considered important to know whether a problem is caused or not in association with position shift or coplanarity of an outer lead when implementing a chip mounting process. Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals

and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

(MEANS FOR SOLVING THE SUBJECT MATTERS)

5           According to one aspect of the present invention, there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising: inner leads having the thickness less than  
10           of the lead frame blank; and terminal columns electrically connected to the inner leads and having the same thickness as with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted  
15           electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions  
20           arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside beyond the resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead possessing a rectangular  
25           cross-section and having four surfaces including a

surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead

possessing a rectangular cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention, a semiconductor chip is received inward of the inner leads, and electrodes (pads) of the semiconductor chip are electrically connected to the inner leads through wires, respectively. According to another aspect of the present invention, the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad. According to another aspect of the present invention, the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape. According to still another aspect of the present invention, the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively. According to yet still

another aspect of the present invention, the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads. In the above descriptions, in the case that the terminal columns have terminal portions which are arranged on top ends of the terminal columns, with the terminal portions made of solders, etc. and exposed to the outside beyond the resin encapsulate, while it is the norm that the terminal portions comprising the solders, etc. are exposed to the outside beyond the resin encapsulate, it is not necessarily required for the terminal portions to be projected beyond the resin encapsulate. Moreover, while it is possible to use the outside surfaces of the terminal columns while they are not encapsulated by the resin encapsulate and they are exposed to the outside, the outside surfaces of the terminal columns which are not encapsulated by the resin encapsulate, can be covered by a protective frame using adhesive, etc.

## 20 [WORKING FUNCTIONS]

The resin-encapsulated semiconductor device in accordance with the present invention can meet a demand for an increase in the number of terminals. At the same time, in the resin-encapsulated semiconductor device, because the forming process of the outer leads as in the case of using

a mono-layered lead frame shown in FIG. 13(b) is not required, it is possible to provide a semiconductor device in which no problems are caused in association with position shift and coplanarity of the outer leads. More particularly, the use of a multi-pinned lead frame shaped in a manner that inner leads have a thickness less than that of the lead frame blank by a two-step etching process, that is, the inner leads are arranged at a fine pitch, can meet a demand for an increase in the pin number of the semiconductor device. Furthermore, by using the lead frame which is fabricated by a two-step etching process as will be described later with reference to FIG. 1, the second surface of each inner lead has coplanarity, and is excellent in wire-bonding property. In addition, since the first surface of the inner lead is also a flat surface and the third and fourth surfaces are depressed toward the inside of the inner lead, the inner leads are stable and coplanarity width upon wire bonding process can be enlarged.

#### (EMBODIMENTS)

Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to the attached drawings. First, a resin-encapsulated semiconductor device in accordance



with a first embodiment of the present invention described hereinafter with reference to FIGS. 1. FIG. 1(a) is a cross-sectional view of the encapsulated semiconductor device according to the embodiment of the present invention. FIG. 1(b) is a sectional view of an inner lead taken along the line of FIG. 1(a), and FIG. 1(c) is a cross-sectional view of a terminal column taken along the line B1-B2 of FIG. 1. Moreover, FIG. 2(a) is a perspective view of the encapsulated semiconductor device according to the embodiment of the present invention, FIG. 2(b) is a view of the resin-encapsulated semiconductor device of FIG. 2(a), and FIG. 2(c) is a bottom view of the encapsulated semiconductor device of FIG. 2(a). In FIGS. 1 and 2, a drawing reference numeral 100 represents an encapsulated semiconductor device, 110 a semiconductor chip, 111 electrodes (pads), 120 wires, 130 a lead, 131 inner leads, 131Aa a first surface, 131Ab a second surface, 131Ac a third surface, 131Ad a fourth surface, 132 terminal columns, 133A terminal portions, 133B top surfaces, 133C a top surface, 135 a die pad, and 140 resin encapsulate.

In the resin-encapsulated semiconductor device according to the first embodiment, as shown in FIG. 1, the semiconductor chip 110 is placed inward of the

leads 131. As can be readily seen from FIG. 1(a), the semiconductor chip 110 is mounted on the die pad 133 at one surface thereof which is opposed to the other surface thereof where the electrodes pads 111 of the semiconductor chip 110 are arranged. Each electrode pad 111 is electrically connected to the second surface 131A of the inner lead 131 through the wire 120. The electrical connection between the resin-encapsulated semiconductor device 100 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 100 via the terminal portions 133A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 133A located on the top surfaces 133S of the terminal columns 133, respectively. In the resin-encapsulated semiconductor device of the first embodiment of the present invention, it is not necessarily required to provide a protective frame 130, and instead, a structure, as shown in FIG. 1(d), in which no protective frame is used can be adopted.

The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. Therefore, the lead frame 130A which has a contour as shown in FIG. 9(a) and is shaped by an etching process, is used as the lead frame 130. The lead frame 130 has inner leads 131 which are shaped to have a

thickness less than that of the terminal columns 133 or other portions. Dam bars 136 serve as a dam when encapsulating the semiconductor chip 110 with a resin. Moreover, although the lead frame 130A which is processed by etching to have the contour as shown in FIG. 9A is used in this embodiment, the lead frame is not limited to such a contour because portions except the inner leads 131 and the terminal columns 133 are not necessary. The inner leads 131 have a thickness of 40  $\mu$ m whereas the portions of the lead frame 130 other than the inner leads 131 have a thickness of 0.15 mm which corresponds to the thickness of the lead frame blank. The other portions of the lead frame 130 except the inner leads 131 may not have the thickness of 0.15 mm, but have a thickness of 0.125 mm-0.50 mm which is thinner. The tips of the inner leads 131 have a small pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face 131Ab of the inner lead 131 has a substantially flat profile so as to allow an easy wire bonding thereon. Also, as shown in FIG. 1(b), because the third and fourth faces 131Ac and 131Ad have a concave shape which is depressed toward the inside of the associated inner lead, a high strength can be obtained even though the second face (wire bonding surface) 131Ab is narrowed.

In the present embodiment, since twisting does not

occur in the inner leads 131 irrespective of whether the inner leads 131 is long or not. The inner leads having the contour, as shown in FIG. 9(a), in which the tips of the inner leads 131 are separated one from another, are prepared by the etching process, and the inner leads are resin-encapsulated after mounting the semiconductor chip thereon as will be described later. However, where the inner leads 131 are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate the lead frame by etching to have the contour as shown in FIG. 9(a). Therefore, after etching the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 131B as shown in FIG. 9(c)(1), the inner leads 131 are fixed with the reinforcing tape 160 as shown in FIG. 9(c)(D). Then, the connecting portions 131B which are not necessary in the fabrication of the resin-encapsulated semiconductor device are removed by a press as shown in FIG. 9(c)(11), and a semiconductor device is then mounted on the lead frame.

Hereinafter, a method for the fabrication of the resin-encapsulated semiconductor device will now be described with reference to FIG. 8. First, the lead frame 130A, as shown in FIG. 9(a), which is shaped by the etching process as will be described later, is prepared such that the second surfaces 131Ab of the inner leads 131 are

directed upward (FIG. 8(a)).

Then, the semiconductor chip 110 is mounted onto the die pad 135 such that the surfaces of the semiconductor chip 110 on which the electrodes 111 are arranged, are  
5 directed upward (FIG. 8(b)).

Next, after the semiconductor chip 110 is fastened onto the die pad 135, the electrodes 111 of the semiconductor chip 110 and the second surfaces 131ab of the inner leads 131 are bonded with each other using wires 120  
10 (FIG. 8(c)).

Subsequently, encapsulation is carried out with the conventional resin encapsulate 140. Thereafter, unnecessary portions of the lead frame 130 which are protruded from the resin encapsulate 140 are cut by a press  
15 to form terminal columns 133 and also the side surfaces 133B of the terminal columns 133 (FIG. 8(d)).

Then, the dam bars 136, the frame portions 137, etc. of the lead frame 130A as shown in FIG. 9 are removed. Next, the terminal portions 133A each made of the semi-spherical solder are arranged on the outer surface of each  
20 terminal column 133 to fabricate a resin-encapsulated semiconductor device (FIG. 8(e)).

Thereafter, the protective frame 180 is arranged by means of adhesive around an entire outer surface of the resultant structure in such a manner that the side surfaces  
25

of the terminal columns 133 are covered thereby FIG. 6(f)). At this time, the protective frame 180 functions to reinforce the semiconductor device. In other words, the protective frame 180 serves to prevent moisture from leaking into a gap between the resin encapsulate and the terminal columns due to the fact that the side surfaces of the terminal columns are exposed to the outside, whereby a crack is not formed in the semiconductor device and the breakage of the semiconductor device is avoided. However, persons skilled in the art will readily appreciate that it is not necessarily required to provide the protective frame 180. Also, when such an encapsulating process by the resin is carried out using a desired mold, the encapsulating process is implemented in a state wherein the outer side surfaces of the terminal columns of the lead frame are somewhat protruded out of the resin encapsulate.

A method for etching the lead frame of the first embodiment will now be described in conjunction with the attached drawings. FIG. 11 is of cross-sectional views respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment. In particular, the cross-sectional views of FIG. 1 correspond to a cross section taken along the line D1-D2 of FIG. 9(a). In FIG. 11, the reference numeral 1110 denotes a lead frame blank, 1120A and 1120B resist patterns, 1130 first opening,

1140 second openings, 1150 first concave portions, 1160  
second concave portions, 1170 flat surfaces, and 1180 an  
etch-resistant layer. First, a water-soluble casein resist  
using potassium dichromate as a sensitive agent is coated  
5 over both surfaces of the lead frame blank 1110 made of a  
42% nickel-iron alloy and having a thickness of about 0.15  
mm. Using desired pattern plates, the resist films are  
patterned to form resist patterns 1120A and 1120B having  
first opening 1130 and second openings 1140, respectively  
10 (FIG. 11(a)).

The first opening 1130 is adapted to etch the lead  
frame blank 1110 to have a flat etched bottom surface to a  
thickness smaller than that of the lead frame blank 1110 in  
a subsequent process. The second openings 1140 are adapted  
15 to form desired shapes of tips of inner leads. Although  
the first opening 1130 includes at least an area forming  
the tips of the inner leads 1110, a topology generated by  
partially thinned portion by etching in a subsequent  
process can cause hindrance in a taping process or a  
20 clamping process for fixing the lead frame. Thus, an area  
to be etched needs to be large without being limited to  
fine portions of the tips of the inner leads. Thereafter,  
both surfaces of the lead frame blank 1110 formed with the  
resist patterns are etched using a 48 Be' ferric chloride  
25 solution of a temperature of 57°C at a spray pressure of

2.5 kg/cm<sup>2</sup>. The etching process is terminated at the point of time when first recesses 1150 etched to have a flat etched bottom surface have a depth  $h$  corresponding to  $1/3$  of the thickness of the lead frame blank (FIG. 11(b)).

5. Although both surfaces of the lead frame blank 1110 are simultaneously etched in the primary etching process, it is not necessary to simultaneously etch both surfaces of the lead frame blank 1110. The reason why both surfaces of the lead frame blank 1110 are simultaneously etched, as in this embodiment, is to reduce the etching time taken in a secondary etching process as will be described later. The total time taken for the primary and secondary etching processes is less than that taken in the case of etching of only one surface of the lead frame blank on which the resist pattern 1120B is formed. Subsequently, the surface provided with the first recesses 1150 respectively etched at the first opening 1130 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Inctec Inc.) by a die coater to form an etch-resistant layer 1180 so as to fill up the first recesses 1150 and to cover the resist pattern 1120A (FIG. 11(c)).

It is not necessary to coat the etch-resistant layer 1180 over the entire portion of the surface provided with the resist pattern 1120A. However, it is preferred that the etch-resistant layer 1180 be coated over the entire



portion of the surface formed with the first recesses  
and first opening 1130, as shown in FIG. 11(c), because  
it is difficult to coat the etch-resistant layer 1180 on  
the surface portion including the first recesses.  
5 Although the etch-resistant layer 1180 was employed in  
this embodiment is an alkali-soluble wax, any suitable  
material resistant to the etching action of the etchant solution  
remaining somewhat soft during etching may be used.  
for forming the etch-resistant layer 1180 is not limited  
10 to the above-mentioned wax, but may be a wax of a UV-se  
type. Since each first recess 1150 etched by the pre-  
etching process at the surface formed with the pattern  
is adapted to form a desired shape of the inner lead track,  
filled up with the etch-resistant layer 1180, it is  
15 further etched in the following secondary etching process.  
The etch-resistant layer 1180 also enhances the mechanical  
strength of the lead frame blank for the second etching  
process, thereby enabling the second etching process to be  
conducted while keeping a high accuracy. It is  
20 possible to enable a second etchant solution to be sprayed  
at an increased spraying pressure, for example, 2.5 kg  
or above, in the secondary etching process. The increased  
spraying pressure promotes the progress of etching in the  
direction of the thickness of the lead frame blank in  
25 secondary etching process. Then, the lead frame blank

subjected to a secondary etching process. In this secondary etching process, the lead frame blank 1110 is etched at its surface formed with first recesses 1130 having a flat etched bottom surface, to completely perforate the second recesses 1160, thereby forming the tips of inner leads 131A (FIG. 11d)).

The bottom surface 1170 of each recess formed by the primary etching process is flat. However, both side surfaces of each recess positioned at opposite sides of the bottom surface 1170 have a concave shape depressed toward the inside of the inner lead. Then, the lead frame blank is cleaned. After completion of the cleaning process, the etch-resistant layer 1180, and resist films (resist patterns 1120A and 1120B) are sequentially removed. Thus, a lead frame 130A having a structure of FIG. 9(a) is obtained in which tips of the inner leads 131A are arranged at a fine pitch. The removal of the etch-resistant layer 1180 and resist films (resist patterns 1120A and 1120B) is achieved using a sodium hydroxide solution serving to dissolve them.

The processes for manufacturing the lead frame as shown in FIG. 11, is to form by means of etching the lead frame having the tips of the inner leads used in this embodiment of the present invention, which have a thickness less than that of the lead frame. Especially, the first

surfaces 131Aa of the tips of the inner leads as shown in  
FIG. 1, are flushed with one surfaces of remaining portions  
of the inner leads having the same thickness with the lead  
frame while being opposed to the second surfaces 131Ab, and  
5 the third and fourth surfaces are formed to have a concave  
shape which is depressed toward the inside of the inner  
leads. Where a semiconductor chip is mounted on the second  
surfaces 131Ab of the inner leads by means of bumps for an  
electrical connection therebetween, as in a semiconductor  
10 device according to a third embodiment as will be described  
hereinafter, an increased tolerance for the connection by  
bumps is obtained when the second surface 131Ab has a  
concave shape depressed toward the inside of the inner  
lead. To this end, an etching method shown in FIG. 12 is  
15 adopted in this case. The etching method shown in FIG. 12  
is the same as that of FIG. 11 in association with its  
primary etching process. After completion of the primary  
etching process, the etching method is conducted in a  
manner different from that of the etching method of FIG. 11  
20 in that the second etching process is conducted at the side  
of the first recesses 1150 after filling up the second  
recesses 1160 by the etch-resist layer 1180, thereby  
completely perforating the second recesses 1160. At this  
time, by implementing the primary etching process, etching  
25 at the side of the second openings 1140 is performed in a

sufficient manner. The cross section of each inner lead, including its tip, formed in accordance with the etching method of FIG. 12, has a concave shape depressed toward the inside of the inner lead at the second surface 131Ab, as shown in FIG. 6(b).

The etching method in which the etching process is conducted at two separate steps, respectively, as in that of FIGs. 11 and 12, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130A of the first embodiment shown in FIG. 9 involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In particular, the etching method makes it possible to achieve a desired fineness. In accordance with the method illustrated in FIGs. 11 and 12, the fineness of the tip of each inner lead 131A formed by this method is dependent on the shape of the second recesses 1160 and the thickness  $t$  of the inner lead tip which is finally obtained. For example, where the blank has a thickness  $t$  reduced to 50  $\mu\text{m}$ , the inner leads can have a fineness corresponding to a lead width  $W_1$  of 100  $\mu\text{m}$  and a tip pitch  $p$  of 0.15 mm, as shown in FIG. 11(e). In the case of using a small blank thickness  $t$  of about 30  $\mu\text{m}$  and a lead

width  $W_1$  of 70  $\mu\text{m}$ , it is possible to form inner leads having a fineness corresponding to an inner lead pitch  $p$  of 0.12  $\mu\text{m}$ . Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the blank thickness  $t$  and the lead width  $W_1$ . That is to say, an inner lead tip pitch  $p$  up to 0.08  $\mu\text{m}$ , a blank thickness up to 25  $\mu\text{m}$ , and a lead width  $W_1$  up to 40  $\mu\text{m}$  can be obtained.

In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the inner leads are short in their length, a lead frame illustrated in FIG. 9(a) can be directly obtained. However, where the inner leads are long in length as compared to those of the first embodiment, the inner leads have tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state where the tips of the inner leads are bound to each other by a connecting member 131B as shown in FIG. 9(c)(1). Then, the connecting member 131B which is not necessary for the fabrication of a semiconductor package is cut off by means of a press to obtain a lead frame shaped as shown in FIG. 9(a).

Moreover, as described above, where unnecessary portions in a structure shown in FIG. 9(c)(1) are cut to obtain the lead frame having the contour shown in FIG.

9(a), a reinforcing tape 160 (a polyimide tape is generally used, as shown in FIG. 9(c)(A)). While the connecting member 131B is cut off by means of a press to obtain the contour shown in FIG. 9(c)(D), a semiconductor device is mounted on the lead frame still having the reinforcing tape attached thereon. Also, the mounted semiconductor device is encapsulated with a resin in a condition where the lead frame still has the tape. The line E11-E12 illustrates a cut portion.

The tip of the inner lead 131 of the lead frame used in the semiconductor device of this first embodiment has a cross-sectional shape as shown in FIG. 13(1)(a). The tip 131A has an etched flat surface (second surface) 131Ab which is substantially flat and therefore has a width  $W1$  slightly greater than the width  $W2$  of an opposite surface. The widths  $W1$  and  $W2$  (about 1000  $\mu\text{m}$ ) are more than the width  $W$  at the central portion of the tips when viewed in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having opposite wide surfaces. To this end, although either of the opposite surfaces of the tip 131A can be easily electrically connected to a semiconductor device (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as shown in FIG. 13(D)(a). In FIG. 13, a reference numeral

131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the case of FIG. 13(D)(a), there has particularly excellent in wire-bonding property, because the etched flat surface does not have roughness. FIG. 13(A) shows that the tip 1331B of the inner lead of the lead frame fabricated according to the process illustrated in FIG. 14 is wire-bonded to a semiconductor device. In this case, however, both the opposite surfaces of the tip 1331B of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite surfaces of the tip 1331B is formed of surfaces of the lead frame blank, these surfaces have an inferior wire-bonding property as compared to that of the etched flat surface of this first embodiment. FIG. 13(B) shows that the inner lead tip 1331C or 1331D, obtained by thinning in its thickness by a means of a press (coining) and then by etching, is wire-bonded to a semiconductor device (not shown). In this case, however, a pressed surface of the inner lead tip is not flat as shown FIG. 13(B). Thus, the wire-bonding on either of the opposite surfaces as shown in FIG. 13(B)(a) or FIG. 13(B)(b) often results in an insufficient wire-bonding stability and a problematic quality. The drawing reference numeral 1331Ab represents a coining surface.

A modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention will be described hereinafter. FIGs. 3(a) through 3(e) are cross-sectional views of the modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention. The semiconductor device of the modified example as shown in FIG. 3(a), is different from that of the first embodiment in that a position of the die pad 135 is changed, that is, the die pad 135 is exposed to the outside. By the fact that the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Also, in the semiconductor device of the modified example as shown in FIG. 3(b), because the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Unlike the first embodiment or the modified example as shown in FIG. 3(a), in the present modified example as shown in FIG. 3(b), because a direction of the semiconductor device 110 is changed, the first surfaces of the lead frame are established as the wire bonding surfaces. The modified examples as shown in FIGs. 3(c), 3(d) and 3(e), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the first embodiment, the modified



example as shown in FIG. 3(a) and the modified example as shown in FIG. 3(b), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions, whereby  
5 an entire manufacturing procedure can be simplified.

Next, a resin-encapsulated semiconductor device in accordance with a second embodiment of the present invention will be described. FIG. 4(a) is a cross-sectional view of the resin-encapsulated semiconductor  
10 device in accordance with the second embodiment of the present invention, FIG. 4(b) is a cross-sectional view illustrating inner leads, taken along the line A3-A4 of FIG. 4(a), and FIG. 4(c) is a cross-sectional view illustrating a terminal column, taken along the line B3-B4  
15 of FIG. 4(a). Because an outer appearance of the semiconductor device of the second embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 3, the drawing reference numeral 200 represents a semiconductor device,  
20 210 a semiconductor chip, 211 electrodes (pads), 220 wires, 230 a lead frame, 231 inner leads, 231Ab a second surface, 231Ac a third surface, 231Ad a fourth surface, 233 terminal columns, 233A terminal portions, 233B side surfaces, 233S top surfaces, 240 a resin encapsulate, and 270 a  
25 reinforcing fastener tape. In the semiconductor device of

this second embodiment, the lead frame 230 does not have a die pad, the semiconductor chip 210 is fastened to the inner leads 231 by the reinforcing fastener tape 270, and the semiconductor chip 210 is electrically connected at its electrodes (pads) 211 to the second surfaces 231Ab of the inner leads 231 by wires 220. Also, in the case of this second embodiment, similarly to the first embodiment, the electrical connection between the resin-encapsulated semiconductor device 200 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 200 via the terminal portions 233A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 233A located on the top surfaces 233S of the terminal columns 233, respectively.

In addition, the semiconductor device of this second embodiment does not have a die pad as shown in FIGs. 10(a) and 10(b). The manufacturing method of the semiconductor device of this embodiment using the lead frame 230A which is shaped by the etching process is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of the second embodiment, the wire

bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 210 is fastened together with the inner leads 231 by the reinforcing fastener tape 270. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment. The lead frame 230 as shown in FIG. 10(a) is obtained in the same manner by which the lead frame 130A as shown in FIG. 9(a) is obtained. In other words, by cutting the resultant structure obtained after etching the structure as shown in FIG. 10(c)(1), the contour as shown in FIG. 10(a) is obtained. At this time, the conventional reinforcing fastener tape 260 (the polyimide tape) as shown in FIG. 10(c)(2), which performs a reinforcing function is used.

FIG. 5(a) through 5(c) are cross-sectional views illustrating modified examples of the semiconductor device of the second embodiment. The semiconductor device as shown in FIG. 5(a) is different from the semiconductor device of the second embodiment, in that the surface of the semiconductor chip thereof which has the electrodes is directed downward. The modified examples as shown in FIGs. 5(b) and 5(c), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the second embodiment and the modified example as shown in FIG.

5(a), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions. In these examples, because a protective frame is not used and the side surfaces 233B of the terminal columns 233 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

Hereinafter, a resin-encapsulated semiconductor device in accordance with a third embodiment of the present invention will be described. FIG. 6(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the third embodiment, FIG. 6(b) is a cross-sectional view illustrating inner leads, taken along the line A5-A6 of FIG. 6(a), and FIG. 6(c) is a cross-sectional view illustrating a terminal column, taken along the line B5-B6 of FIG. 6(b). Because an outer appearance of the semiconductor device of the this third embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 6, the drawing reference numeral 300 represents a semiconductor device, 310 a semiconductor chip, 312 bumps, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B side surfaces, 333S top surfaces, 340 a resin encapsulate, and 350 a

reinforcing fastener tape. In the semiconductor device of this third embodiment, the semiconductor chip 310 is fastened to the second surfaces 331Ab of the inner leads 331 by the bumps 311 thereby to be electrically connected to the second surfaces 331Ab. The lead frame 330 has a contour as shown in FIGs. 10(a) and 10(b), which is formed by the etching process of FIG. 11. As shown in FIG. 13(1)(b), both widths W1A and W2A (about 100  $\mu$ m) at top and bottom ends of the inner leads 331 are larger than a width WA at a center portion in a thickness-wise direction. Due to the fact that the second surfaces 331Ab of the inner leads 331 is depressed toward the inside of the inner leads and the first surfaces 331Aa are flat, a desired fineness can be obtained. Also, when the second surfaces 331Ab of the inner leads 331 are electrically connected to the semiconductor chip via bumps, easy connection can be accomplished as shown in FIG. 13(D)(b). Further, in the case of this third embodiment, as in the case of the first and second embodiments, the electrical connection between the resin-encapsulated semiconductor device 300 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 300 via the terminal portions 333A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 333A located on the top surfaces of the terminal

columns 333, respectively.

In addition, unlike the semiconductor device of the first embodiment, the semiconductor device of this third embodiment uses a lead frame which is shaped by the etching process as shown in FIG. 12. However, the manufacturing method of the semiconductor device of this embodiment is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of this third embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened to the inner leads 331 via the bumps. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment.

FIG. 6(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance with the third embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 6(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal

portions. Because the protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5           Hereinafter, a resin-encapsulated semiconductor device in accordance with a fourth embodiment of the present invention will be described. FIG. 7(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the fourth embodiment, FIG. 7(b) is a cross-sectional view illustrating inner leads, taken along the line A7-A8 of FIG. 7(a), and FIG. 7(c) is a cross-sectional view illustrating a terminal column, taken along the line B7-B8 of FIG. 7(b). Because an outer appearance of the semiconductor device of the this fourth embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 7, the drawing reference numeral 400 represents a semiconductor device, 410 a semiconductor chip, 411 pads, 430 a lead frame, 431 inner leads, 431Aa a first surface, 431Ab a second surface, 431Ac a third surface, 431Ad a fourth surface, 433 terminal columns, 433A terminal portions, 433B side surfaces, 433S top surfaces, 440 a resin encapsulate, and 470 insulating adhesive. In the semiconductor device of this fourth embodiment, one surface of the semiconductor chip 410 on which the pads 411 are disposed is fastened to the second

surfaces 431Ab of the inner leads 431 by the insul-  
adhesive 470, and the pads 411 and the first surfaces  
of the inner leads 431 are electrically connected with  
other by wires 420. The semiconductor device of  
5 fourth embodiment uses the same lead frame which is use  
the third embodiment, which has the contour as shown  
FIG. 10(a) and 10(b). Also, in the case of this fourth  
embodiment, as in the case of the first and second  
embodiments, the electrical connection between the res-  
10 encapsulated semiconductor device 400 of this embodiment  
and an external circuit is achieved by mounting the res-  
encapsulated semiconductor device 400 via the terminal  
portions 433A each being made of a semi-spherical solder  
on a printed circuit substrate, with the terminal portion  
15 433A located on the top surfaces of the terminal columns  
433, respectively.

FIG. 7(d) is a cross-sectional view illustrating  
modified example of the semiconductor device in accordance  
with the fourth embodiment of the present invention. In  
20 the modified example of the semiconductor device as shown  
in FIG. 7(d), the terminal portions each comprising the  
semi-spherical solder are not provided, and the top  
surfaces of the terminal columns are directly used as the  
terminal portions. Because the protective frame is not  
25 used and the side surfaces 433B of the terminal columns 433



are exposed to the outside, a checking operation by a test, etc. can be easily performed.

(EFFECTS OF THE INVENTION)

5 The present invention provides a resin-encapsulated semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number. Furthermore, the resin-encapsulated semiconductor device in accordance with this invention does not require a process of cutting or bending the dam bars as in the case of using a lead frame having outer leads as shown in FIG. 13(b). As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem associated with coplanarity. In addition to these advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay time.

59:543 v:

59:543 v:

(11)日本国特許庁 (JP)

(12)公開特許公報 (A)

(13)特許公報公表番号

特開平9-8205

(14)公報日 平成9年(1997) 1月13日

(51)Int. Cl.

H01L 23/50

発明の名称

断層防止型半導体装置

F1

H01L 23/50

特許表示番号

23/12

23/12

審査請求 出願日 特許請求の範囲 F1 (全15頁)

(11)出願番号 特願97-170490

(12)出願日 平成7年(1995)6月14日

(13)出願人 000002897

大日本印刷株式会社

東京都新宿区市谷加賀町一丁目1番1号

(14)発明者 山田 隆一

東京都新宿区市谷加賀町一丁目1番1号

大日本印刷株式会社内

(15)発明者 佐々木 賢

東京都新宿区市谷加賀町一丁目1番1号

大日本印刷株式会社内




(16)代理人 弁護士 小西 隆夫

(54)【発明の名称】断層防止型半導体装置

(57)【要約】 (修正書)

【目的】 多層化に対応でき、且つ、アウターリードの位置ズレや平直性の問題にも対応できる断層防止型半導体装置を提供する。

【構成】 一体的に連結したリードフレーム部材と同じ部材の外装部材と積層するための絶縁の層133とを有し、且つ、層133はインナーリードの外装側においてインナーリードに対して厚み方向に傾斜して設けられており、層133の先端面に半田等からなる層135を設け、層135を断層防止層部材から露出させ、層133の外装側の側面を断層防止層部材から露出させており、インナーリードは、断面形状が略力形で第1面131Aa、第2面131Ab、第3面131Ac、第4面131Adの4面を有しており、かつ第1面はリードフレーム部材と同じ部材の端部材の一方の面と同一平面上にあって第2面に向を合っており、第3面、第4面はインナーリードの内側に面を合っており、断面形状に示されている。



( 実施例 1 の説明 )

( 図 1 ) 2 段エッチング加工によりインナーリードの厚さがリードフレーム素材の厚さより厚く形成されたリードフレームを用いた半導体装置であって、前記リードフレームは、リードフレーム素材より厚く形成されたインナーリードと、前記インナーリードに一体的に形成されたリードフレーム素材と同じ厚さの外周部とを有する。且つ、前記インナーリードの外周部においてインナーリードに対して厚み方向に直交して設けられており、前記インナーリードの両端部からなる前記部を設け、前記部を前記部から突出させ、前記部の外周部の側面を前記部から突出させており、インナーリードは、断面形状が矩形で第 1 面、第 2 面、第 3 面、第 4 面の 4 面を有しており、かつ第 1 面はリードフレーム素材と同じ厚さの他の部分の一方の面と同一平面上にあって第 2 面に向き合っており、第 3 面、第 4 面はインナーリードの内側に向かって凹んだ形状に形成されていることを特徴とする半導体装置。

( 図 2 ) 2 段エッチング加工によりインナーリードの厚さがリードフレーム素材の厚さより厚く形成されたリードフレームを用いた半導体装置であって、前記リードフレームは、リードフレーム素材より厚く形成されたインナーリードと、前記インナーリードに一体的に形成されたリードフレーム素材と同じ厚さの外周部とを有する。且つ、前記インナーリードの外周部においてインナーリードに対して厚み方向に直交して設けられており、前記インナーリードの一端部を前記部から突出させて前記部とし、前記部の外周部の側面を前記部から突出させており、インナーリードは、断面形状が矩形で第 1 面、第 2 面、第 3 面、第 4 面の 4 面を有しており、かつ第 1 面はリードフレーム素材と同じ厚さの他の部分の一方の面と同一平面上にあって第 2 面に向き合っており、第 3 面、第 4 面はインナーリードの内側に向かって凹んだ形状に形成されていることを特徴とする半導体装置。

( 図 3 ) 図 1 ないし 2 において、半導体素子はインナーリード間に設けられ、前記半導体素子の電極部はワイヤにてインナーリードと電気的に接続されていることを特徴とする半導体装置。

( 図 4 ) 図 3 において、リードフレームはダイパッドを有しており、半導体素子はダイパッド上に搭載され、固定されていることを特徴とする半導体装置。

( 図 5 ) 図 3 において、リードフレームはダイパッドを有しないもので、半導体素子はインナーリードとともに前記固定用テープにより固定されていることを特徴とする半導体装置。

( 図 6 ) 図 1 ないし 2 において、半導体素子は半導体素子の電極部の面をインナーリードの第 2 面

に絶縁性層により覆われており、前記半導体素子の電極部はワイヤによりインナーリードの第 1 面と電気的に接続されていることを特徴とする半導体装置。

( 図 7 ) 図 1 ないし 2 において、半導体素子はパンプによりインナーリードの第 2 面に固定されて電気的にインナーリードと接続していることを特徴とする半導体装置。

( 図 8 の説明 )

( 0001 )

( 図 8 の説明 ) 本発明は、半導体装置の多面化に対応して、且つ、アフターリードの位置ずれ (スニュー) やアフターリードの非均一性 (コブラリチー) のない半導体装置、リードフレームを用いた半導体装置を製造する。

( 0002 )

( 図 8 の説明 ) 従来のように用いられている半導体装置 ( プラスチックリードフレームパッケージ )

は、一般に図 1 ( a ) に示されるような構造であり、半導体素子 1510 を搭載するダイパッド 1511 の両側の面と電気的に接続を行うためのアフターリード 1513、アフターリード 1513 に一体となったインナーリード 1512、前記インナーリード 1512 の先端部と半導体素子 1520 の電極パッド 1521 とを電気的に接続するためのワイヤ 1530、半導体素子 1520 を固定して前記部からの応力、熱から守る部 1540 からなっており、半導体素子 1520 をリードフレームのダイパッド 1511 上に搭載した後に、部 1540 により固定してパッケージとしたもので、半導体素子 1520 の電極パッド 1521 に対応して、部 1540 のインナーリード 1512 を必要とするものであ

る。そして、このような半導体装置の製造工程として用いられる ( 図 8 ) リードフレームは、一般には図 1 ( b ) に示すような構造のもので、半導体素子を搭載するためのダイパッド 1511 と、ダイパッド 1511 の両側に設けられた半導体素子とを接続するためのインナーリード 1512、前記インナーリード 1512 に接続して前記部と電気的に接続を行うためのアフターリード 1513、前記部を固定する部となる部 1514、リードフレーム 1510 全体を支持するフレーム ( 部 ) 1515 を備えており、通常、コパール、42 合金 ( 42 ニッケル - 銅合金 )、銅合金のような高強度に優れた金属材料を用い、プレス加工もしくはエッチング法により形成されている。図 1 ( b ) ( c )

は、図 1 ( b ) ( c ) に示すリードフレームの断面図の F1-F2 における断面図である。

( 0003 ) このようなリードフレームを用いた半導体装置の半導体素子 ( プラスチックリードフレームパッケージ ) において、電極部の面積を小さくした状態で半導体素子の面積を小さくした状態で、小型化かつ電極素子の

( 0004 )

増大化が望まれて、その結果、能率向上型では、  
にOFFP (Quad Flat Package) 及び  
TQFP (Thin Quad Flat Package) 等では、リードの多ピン化が著しくなってきた。  
上記の半導体装置に用いられるリードフレームは、従来  
なものにはフォトリソグラフィ工程を用いたエッチング  
加工方法により作製され、従来でないものはプレスによ  
る加工方法により作製されるのが一般的であったが、こ  
のような半導体装置の多ピン化に伴い、リードフレーム  
においても、インターリード部形状の改良が必要となり、  
当初は、従来なものに対しては、プレスによる加工は加  
工によらず、リードフレーム部材の厚さが0.25mm  
程度のものである。エッチング加工で対応してきた。こ  
のエッチング加工方法の工程について以下、図14に基  
づいて順を追って述べておく。まず、図14(a)に基  
づいて、銅板からなる厚さ0.25mm程度の銅板  
(リードフレーム部材1410)を十分に洗浄(図14  
(a))した後、厚さ0.01mm程度の銅箔を銅板とした水  
溶性レジスト層のフォトリソグラフィ工程により、  
銅板の表面にレジスト層を形成する。(図14(b))  
次に、所定のパターンが形成されたマスクを介して銅  
板表面でレジスト層を露光した後、所定の露光量で露  
光したレジストを現像して(図14(c))、レジスト  
パターン1430を形成し、次に銅板表面を銅板表面を必  
要に応じて洗い、塩化第二銅溶液を主成分とする  
エッチング液にて、スプレーにて銅板(リードフレーム  
部材1410)に所定の厚さの銅板にエッチン  
グし、露出させる。(図14(d))  
次に、レジスト層を剥離処理し(図14(e))、  
銅板表面のリードフレームを得て、エッチング加工工  
程を終了する。このように、エッチング加工による  
作製されたリードフレームは、更に、所定のエリアに  
メッキ層が形成される。次に、銅板表面の処理を終  
了して、インターリード部形状の改良を図る。シリミド  
テープにてキーピング処理したり、必要に応じて所定の  
形状の銅板を貼り付け加工し、ダイパッド部をダウンコ  
ットする処理を行う。しかし、エッチング加工方法にお  
いては、エッチング液による銅板表面の腐食による  
の他に、銅板(銅)の厚さにも影響を及ぼす。その改良加工に  
も関係があるのが一般的で、図14に示すように、リー  
ドフレーム部材の厚さからエッチングするため、ライン  
幅が0.1mm程度の銅板、ライン幅の加工は0.1mm  
は、厚さの50~100%程度とされている。又、リー  
ドフレームの加工工程のフタ部リードの厚さを考え  
た場合、一般的には、その厚さは約0.125mm以上  
必要とされている。このため、図14に示すようなエッチ  
ング加工方法の場合、リードフレームの厚さを0.15  
mm~0.125mm程度まで薄くすることにより、フ  
ィーディングのための必要な厚さを70~80µm  
を確保し、0.165mmピッチ程度の最適なインター

リード部形状のエッチングによる加工を達成してき  
た。これが図15に示されている。

(0004) しかしながら、近年、高集積型では、小パッケージでは、高集積型であるインター  
リードのピッチが0.165mmピッチを越えて、更に0.15  
5~0.13mmピッチまでのピッチ化要求が出てきた  
と、エッチング加工において、リード部材の厚さを  
薄くした場合には、フタ部リードの厚さを薄くするとい  
うことから、厚にリード部材の厚さを薄くしてエッチング  
加工を行う方法にも限界が出てきた。

(0005) これに対応する方法として、フタ部リー  
ドの厚さを確保したまま高集積化を行う方法で、インター  
リード部材をハーフエッチングもしくはプレスにより薄  
くしてエッチング加工を行う方法が提案されている。し  
かし、プレスにより薄くしてエッチング加工をおこなう  
場合には、後工程においての厚さが不足する(例えば、  
銅板の厚さを0.1mm程度)に薄くしてエッチング加工  
後のクランプに必要なインターリードの厚さを確保  
できない。厚さを2倍に厚くしなければなら  
ない高集積化が困難になる。高集積化が多くなる。そし  
て、インターリード部材をハーフエッチングにより薄く  
してエッチング加工を行う方法の場合にも、厚さを2倍  
に厚くしなければならぬ高集積化が困難になるという問  
題があり、いずれも実用化には、未だ至っていないのが  
現状である。

(0006)

(見解が一致しようとする事項) 半導体装置の多  
ピン化に伴いインターリードピッチが狭くなるため、半  
導体装置を交換する際に、フタ部リードの位置ずれ(ス  
キュー)や高集積化(コブラリテー)の発生が顕  
著な問題となってきた。本発明は、このような状況のし  
と、多ピン化に対応して、且つ、フタ部リードの位置  
ずれ(スキュー)や高集積化(コブラリテー)の問題  
にも対応できる半導体装置の構造をしようとするもので  
ある。

(0007)

(課題を解決するための手段) 本発明の目的は、半  
導体装置は、2層エッチング加工によりインターリードの  
厚さがリードフレーム部材の厚さよりも厚く形成され  
たリードフレームを用いた半導体装置であって、前  
記のインターリード部材は、インターリード部材に形成さ  
れたインターリードと、インターリードに一体的に形成し  
たリードフレーム部材とを有する力部材とを有する  
ための厚さの調整部とを有し、且つ、調整部はインター  
リードの力部材においてインターリードに対して厚さ方  
向に延びて形成されており、調整部の先端部が半導体  
からなる基板を覆い、調整部を防止用層部から露出さ  
せて、調整部の先端部の厚さを防止用層部から露出さ  
せてあり、インターリードは、調整部が厚さ方向で厚い

(1)

4459-2205

面、第2面、第3面、第4面の4面を有しており、かつ第1面はリードフレーム基材と同じ厚さの他の部材の一方の面と同一平面上にあって第2面に向を合っており、第3面、第4面はインターリードの内部に向を合っており、凹んだ形状に形成されていることを特徴とするものである。また、本発明の基板防止型半導体装置は、2段エッチング加工によりインターリードの底面がリードフレーム基材の底面よりも深部に形成されたリードフレームを用いた半導体装置であって、前記リードフレームは、リードフレーム基材よりも厚手のインターリードと、インターリードに一体的に形成したリードフレーム基材と同じ厚さの外装部材とを積層するための圧力の差を生じ、且つ、前記圧力はインターリードの外装部材においてインターリードに対して厚み方向に差を生じて設けられており、前記圧力の元で一方を防止用部材から突出させて前記圧とし、前記圧の外装部材の側面を防止用部材から突出させており、インターリードは、前記圧が加わった第1面、第2面、第3面、第4面の4面を有しており、かつ第1面はリードフレーム基材と同じ厚さの他の部材の一方の面と同一平面上にあって第2面に向を合っており、第3面、第4面はインターリードの内部に向を合っており、凹んだ形状に形成されていることを特徴とするものである。そして、上記において、半導体素子は、インターリード部材に設けられ、半導体素子の電極部(パッド)はワイヤにてインターリードと電気的に接続されていることを特徴とするものである。また、前記リードフレームはダイパッドを有し、半導体素子はダイパッド上に形成、固定されていることを特徴とするものであり、前記リードフレームはダイパッドを有さないもので、半導体素子はインターリードとともに減圧用テープにより固定されていることを特徴とするものである。また、上記において、リードフレームはダイパッドを有さないもので、半導体素子はインターリードとともに減圧用テープにより固定されていることを特徴とするものである。また、上記において、半導体素子は、半導体素子の電極部(パッド)の底面をインターリードの第2面に粘着性部材により固定されており、半導体素子の電極部(パッド)はワイヤによりインターリードの第1面に電気的に接続されていることを特徴とするものである。また、上記において、半導体素子は、ハンパによりインターリードの第2面に固定され、電気的にインターリードと接続されていることを特徴とするものである。また、上記において、前記圧の元で前記圧を発生させる部材を設け、前記圧を防止用部材から突出させる場合、前記圧からなる前記圧は防止用部材から突出したものがない場合であるが、必ずしも突出する必要はない。また、前記圧の元で前記圧を発生させる部材を防止用部材から突出させて前記圧を生ずる部材を介して伝達して用いてもよい。(0008)

(作用) 本発明の基板防止型半導体装置は、上記のように形成することにより、リードフレームを用いた基板防止型半導体装置において、多層化に対応でき、且つ、従来の図1(b)に示す従来のリードフレームを用いた場合のように、アフターリードのフォーミング工程を必要としないため、これらの工程に起因して発生していたアフターリードのスキューの問題やアフターリードのニード(コプランドリティー)の問題を全く無くすることができ、半導体装置の信頼性を向上させるものである。そして、2段エッチング加工によりインターリードの底面が前記の底面よりも深部に形成された、且つ、インターリードを底面に加工された多ピン型のリードフレームを用いることにより、半導体装置の多層化に対応できるものとしている。更に、且つ、図1に示す2段エッチングにより形成された、リードフレームを用いることにより、インターリードの第2面に半導体素子を固定でき、ワイヤボンディングの良しものとしている。また第1面も半導体で、第3面、第4面はインターリード部に形成されたインターリード部は、固定されており、且つ、ワイヤボンディングの半導体を広くとれる。(0009)

(実施例) 本発明の基板防止型半導体装置の実施例を図1に示して説明する。先ず、実施例1の基板防止型半導体装置を図1(a)に示して説明する。図1(a)は実施例1の基板防止型半導体装置の断面図であり、図1(b)は図1(a)のA1-A2におけるインターリード部の断面図で、図1(c)は図1(a)のB1-B2における前記圧部の断面図で、図2(a)は実施例1の基板防止型半導体装置の断面図であり、図2(b)はその正面図で、図2(c)は下面図を示している。図1、図2中、100は半導体素子、110は半導体素子の電極部(パッド)、120はワイヤ、130はリードフレーム、131はインターリード、131Aaは第1面、131Abは第2面、131Acは第3面、131Adは第4面、132は前記圧部、133Aは前記圧部、133Bは側面、133Cは前面、133Dはダイパッド、140は防止用部材である。実施例1の基板防止型半導体装置においては、図1(a)に示すように、半導体素子100は、インターリード131に設けられ、且つ、半導体素子は、図1(a)で半導体素子100の電極部(パッド)111を上にして、半導体素子100の電極部(パッド)111の底面を防止用部材140の底面に固定されている。そして、電極部(パッド)111はインターリード131の第2面131Abにてワイヤ120により、電気的に接続されている。実施例1の半導体装置100の外装部材との電気的な接続は、前記圧133の前面133Cに設けられた前記圧の半導体素子133Aを介してプリント基板等へ伝達されることにより行われる。同、実施例1の半導体装置において、必ずしも図1





て、テーピングの工程や、リードフレームを固定するクランプ工程で、ペタはに腐蝕され部分的に腐くなった部分との腐蝕が顕著になる場合があるので、エッチングを行うエリアはインナーリード先端の腐蝕加工部分だけにせず大めにとらなければならない。次いで、温度  $57^{\circ}\text{C}$ 、比重  $8$  ポーメの塩化第二硫酸銅を用いて、スプレーは  $2.5\text{ kg/cm}^2$  にて、レジストパターンが形成されたリードフレームを  $1110$  の両面をエッチングし、ペタは（平並状）に腐蝕された第一の凹部  $1150$  の底面がリードフレーム厚の約  $2/3$  程度に達した時点でエッチングを止めた。（図 11 (b)）

上記第 1 回目のエッチングにおいては、リードフレームを  $1110$  の両面から同時にエッチングを行ったが、必ずしも両面から同時にエッチングする必要はない。本実施例のように、第 1 回目のエッチングにおいてリードフレームを  $1110$  の両面から同時にエッチングする理由は、両面からエッチングすることにより、後述する第 2 回目のエッチング時間を短縮するため、レジストパターン  $920$  面からのみの片面エッチングの場合と比べ、第 1 回目エッチングと第 2 回目エッチングのトータル時間が短縮される。次いで、第一の凹部  $1130$  の両面を腐蝕された第一の凹部  $1500$  にエッチング液を  $1180$  としての第 2 エッチング液のあるホットメルト型ワックス（例えば、エックス社のワックス、登録商標 MR-WB6）を、ダイコートを用いて、塗布し、ペタは（平並状）に腐蝕された第一の凹部  $1150$  に埋め込んだ。レジストパターン  $1120$  A とも第 2 エッチング液を  $1180$  に塗布された状態とした。（図 11 (c)）

エッチング液を  $1180$  を、レジストパターン  $1120$  A とも全面に塗布する必要はないが、第一の凹部  $1150$  を含む一面にのみ塗布することにした。図 11 (c) に示すように、第一の凹部  $1150$  とともに、第一の凹部  $1130$  の全面にエッチング液を  $1180$  を塗布した。本実施例で使用したエッチング液  $1180$  は、アルカリ性塩のワックスであるが、基本的にエッチング液に粘性があり、エッチング時における腐蝕の腐蝕性のあるものが、好ましく、特に、上記ワックスに酸化された U.V. 硬化型のものでもよい。このようにエッチング液  $1180$  をインナーリード先端部の形状を形成するためのパターンが形成された両側の両面を腐蝕された第一の凹部  $1150$  に塗布することにより、後述するエッチング時に第一の凹部  $1150$  が腐蝕されて大くならないようにしていることと、両面からエッチング加工に対しての腐蝕的な腐蝕性を示しており、スプレーを高く（ $2.5\text{ kg/cm}^2$  以上）とすることができ、これによりエッチングが腐蝕方向に進行しやすくなる。この後、第 2 回目のエッチングを行う。ペタは（平並状）に腐蝕された第二の凹部  $1160$  を両面からリードフレームを  $1110$  をエッチングし、次いで、

インナーリードを  $131$  A を形成した。（図 11 (c)）

第 1 回目のエッチング加工にて作成された、リードフレーム面に平並なエッチング液液面は腐蝕であるが、この面を第 2 面はインナーリード側にへこんだ凹部である。次いで、洗浄、エッチング液を  $980$  の第 3 レジスト液（レジストパターン  $1120$  A、 $1120$  B）の両面を塗り、インナーリード先端部  $131$  A が形成された図 9 (a) に示すリードフレーム  $130$  A を形成した。エッチング液を  $1180$  とレジスト液（レジストパターン  $1120$  A、 $1120$  B）の両面に塗布したトリウム水溶液により腐蝕された。

(0014) 上記、図 11 に示すリードフレームの両面には、本実施例に用いられる、インナーリード部を同時に形成したリードフレームをエッチング加工により製造する方式で、特に、図 11 に示す、インナーリード先端部の第 1 面  $131$  A を両面から同時に腐蝕する同一面に、第 2 面  $131$  A と対向させて形成し、且つ、第 3 面  $131$  A、第 4 面  $131$  A をインナーリードの両側に向かって凹んだ形状にするエッチング加工方法である。後述する実施例 3 の実施例のようにパンプを用いて半導体基板上にインナーリードの第 2 面  $131$  A を形成し、インナーリードと電気的に接続する場合には、第 2 面  $131$  A をインナーリード側に凹んだ形状に形成した方がパンプ液の漏れ防止が大きい。

図 12 に示すエッチング加工方法が知られる。図 12 に示すエッチング加工方法は、第 1 回目のエッチング工程までは、図 11 に示す方法と同じであるが、エッチング液を  $1180$  を第二の凹部  $1160$  側に埋め込んだ後、第一の凹部  $1130$  から第 2 回目のエッチングを行い、第 2 面  $131$  A を形成している。第 1 回目のエッチングにて、第二凹部  $1140$  からのエッチングを充分に行っておく。図 12 に示すエッチング加工方法によって得られたリードフレームのインナーリード先端部の断面形状は、図 6 (b) に示すように、第 2 面  $131$  A がインナーリード側にへこんだ凹部になる。

(0015) 図 11、図 12 に示すエッチング加工方法のように、エッチングを 2 段階にわたって行うエッチング加工方法を、一般には 2 段階エッチング加工方法といっており、本実施例に有利な加工方法である。本実施例に用いた図 9 (a) に示す、リードフレーム  $130$  A の両面においては、第 2 エッチング加工で、パンプ液を加工することにより部分的にリードフレームを腐蝕しながら形成する方法とが採用してあり、リードフレームを腐蝕した部分においては、特に、腐蝕加工がとるようにしている。図 11、図 12 に示す、上記の方法においては、インナーリード先端部  $131$  A の両面加工は、第二の凹部  $1160$  の両面と、最終的に用いられるインナーリード先端部の両面に形成されるもので、例えば、両面  $131$  A を  $50\text{ }\mu\text{m}$

(0019) において、実例2の体積封止型半導体装置を参照。図4(a)は実例2の体積封止型半導体装置の新断面図であり、図4(b)は図4(a)の入子A-4におけるインナーリード部の新断面図で、図4(c)は図4(a)のB3-B4における端子接触部の新断面図である。尚、実例2の半導体装置の外観は実例1とほぼ同じとなるが、図は省略した。図3や、210は半導体装置、210は半導体素子、211は電極部(パッド)、220はワイヤ、230はリードフレーム、231はインナーリード、231Aaには第1面、231Abには第2面、231Acには第3面、231Adには第4面、231Aeには端子接触部、231Afには端子部、231Agには第1面、231Asには上面、240は封止用樹脂、270は導熱固定用テープある。実例2の半導体装置においては、リードフレーム230はダイパッドを付けないもので、半導体素子210はインナーリード231aとごしに導熱固定用テープ270により固定されており、半導体素子210は、半導体素子の電極部(パッド)211



例はワイヤ220により、インターリード231の第2面231Aと接続されている。本実施例2の場合も、実施例1の場合と同様に、半導体装置200と外部回路との電気的な接続は、端子E233の先端部に設けられたニッケルの半田からなる導体部233Aを介してプリント基板面へ接続されることにより行われる。

(0020) また、本実施例2の半導体装置は、図10(a)、10(b)に示す、ダイバッドを有しない、ニッチングにより形状加工されたリードフレーム230Aを用いたもので、その製造方法は実施例1とはほぼ同じ工程であるが、異なる点に、実施例1の場合には半導体素子をインターリードに固定した状態でワイヤボンディングを行い、接着剤を塗布しているのに対し、本実施例2の場合には、半導体素子210をインターリード231とともに高圧固定用テープ270上に固定した状態で、ワイヤボンディング工程を行い、接着剤を塗布している点である。尚、接着剤塗布後のプレスによる半導体部分の圧縮成形の形状は、実施例1と同様である。図10(a)に示すリードフレーム230Aを組むには、図9(a)に示すリードフレーム130Aを組む場合と同様にして、図9(b)に示すニッチング加工された状態のものを組み、図10(a)に示す形状にする。この際、図10(c)(c)に示すように、導体のための高圧テープ280(ポリイミドテープ)を使用する。

(0021) 図5(a)~図5(c)に、実施例2の半導体装置の実施例半導体装置の断面図である。図5

(a)に示す実施例半導体装置は、半導体素子の面を、図5(a)で、高圧部を有する面を下向きにしている。およびワイヤボンディング面をリードフレームの第1面

(b)、図5(c)に示す実施例半導体装置は、それぞれ実施例2の半導体装置、図5(a)に示す実施例の半導体装置において、半導体素子の半田からなる導体部を設けず、端子Eの底を直接導体部として用いているものである。高圧部がなく、端子E233の側面233Bを接続している。テスト部での信号のチェックがし易い構造となっている。

(0022) 次に、実施例3の導体部止め型半導体装置を説明する。図6(a)は実施例3の導体部止め型半導体装置の断面図であり、図6(b)は図6(a)のA5-A6におけるインターリード部の断面図で、図6(c)は図6(a)の55-86における端子E部の断面図である。尚、実施例3の半導体装置の外形は実施例1とはほぼ同じとなるが、図に示した、図6中、300は半導体装置、310は半導体素子、312はパッド、330はリードフレーム、331はインターリード、331Aは第1面、331ABは第2面、331A&Bは第3面、331A&Cは第4面、333は端子E部、333Aは端子部、333Bは側面、333Sには上面、340は

11止部、350は高圧用テープである。本実施例3の半導体装置においては、半導体素子310は、パッド311によりインターリード331の第2面331A&Bに固定され、電気的にインターリード331と接続している。リードフレーム330は、図10(a)、図10(b)に示す形状のもので、図11に示すニッチング加工により形状加工されたものを用いている。図12(a)

(b)に示すように、インターリード331の断面の幅W1A、W2A(約100μm)ともこの部分の幅331Aの幅の幅Wより大きくなっており、且つ、インターリード331の第2面331A&Bはインターリードの内側に向かって凹んだ形状で、第1面331Aが凹部であることより、インターリードの固定化に対応できるとともに、インターリード331の第2面331A&Bにおいて、半導体素子とパッドにて電気的に接続する口には、図13(c)(d)のように接続がし易いものとしている。また、本実施例3の場合も、実施例1や実施例2の場合と同様に、半導体装置300と外部回路との電気的な接続は、端子E333の先端部に設けられたニッケルの半田からなる導体部333Aを介してプリント基板面へ接続されることにより行われる。

(0023) 実施例3の半導体装置は、実施例1の半導体装置の場合とは異なり、図12に示すニッチングにより形状加工されたシリンドリウムを用いたものである。

尚、半導体装置8体の製造方法はほぼ同じ工程である。異なる点に、実施例1の半導体装置の場合には半導体素子をインターリードに固定した状態でワイヤボンディングを行い、接着剤を塗布しているのに対し、本実施例3の半導体装置の場合には、半導体素子310をインターリード331にパッドを介して固定して電気的に接続した状態で接着剤を塗布している点である。尚、接着剤塗布後のプレスによる半導体部分の圧縮成形の形状は、実施例1の半導体装置の場合と同じである。

(0024) 図6(a)は、実施例3の半導体装置の実施例半導体装置の断面図である。図6(a)に示す実施例半導体装置は、実施例3の半導体装置において、半導体素子の半田からなる導体部を設けず、端子Eの底を直接導体部として用いているものである。高圧部を有して端子E333の側面333Bを接続している。テスト部での信号のチェックがし易い構造となっている。更にこの端子E333の側面333Bを接続する点と上からチェックし易い構造とを有することとする。

(0025) 次に、実施例4の導体部止め型半導体装置を説明する。図7(a)は実施例4の導体部止め型半導体装置の断面図であり、図7(b)は図7(a)のA7-A8におけるインターリード部の断面図で、図6(c)は図6(a)の7-98における端子E部の断面図である。尚、実施例4の半導体装置の外形は実施例1とはほぼ同じとなるが、図に示した、図7中、400は半導体装置、410は半導体素子、411はパッド、430は


10 1 3 0

190  
260  
270  
350  
470  
1110  
1120A. 1120B  
1130  
1140  
1150  
1160  
1170  
1180  
1320B. 1320C. 1320D  
1321B. 1321C. 1321D  
1331B. 1331C. 1331D  
1331A


1331A  
1410  
1420  
1430  
1440  
1510  
1511  
1512  
1512A  
1513  
1514  
1515  
1520  
1521  
1530  
1540  
止用

11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100


( 2 )




( 24 )




( 2 5 )




( 5 6 )



(23)




( 5 3 )






( 1 1 )





( ५ । ५ )






[210]



[212]



[215]



( ३ : ३ )

(

13 / 26 W1

1.

33125 W.

21

721A

12

W2

1112

1314

10

1

• • •



1731

(=)

14

1 3.2 4 C

221

12

10

1228B  
X ✓

1

1331A.

1997

1997